Home Forums Hardware discussions CPU Performance and GPIO Reply To: CPU Performance and GPIO

#602
slab
Participant

Looking at the schematic, most of the I/O banks seem to be 1.8V.

The eMMC pins seem to be dedicated lines coming out of the SoC, and are only exposed via the eMMC pads on the board. They don’t run out to the Berg headers at the sides of the board. I don’t know if the SoC lets you remap the eMMC controller to other pins.

Signup to our newsletter

Technical specification tables can not be displayed on mobile. Please view on desktop